

SNS COLLEGE OF TECHNOLOGY

Coimbatore-35
An Autonomous Institution



Accredited by NBA – AICTE and Accredited by NAAC – UGC with 'A+' Grade Approved by AICTE, New Delhi & Affiliated to Anna University, Chennai

DEPARTMENT OF MECHATRONICS ENGINEERING

19MCT201 - DESIGN OF DIGITAL CIRCUITS

II YEAR - III SEM

UNIT 3 – SEQUENTIAL CIRCUITS

TOPIC 7 & 8 – Up/ Down Counter



SEQUENTIAL CIRCUITS



Latches, Edge triggered Flip flops SR, JK, T, D and Master slave – Characteristic table and equation, Application table, Synchronous counters, Design of synchronous counters, up/down counter, Modulo–n counter, Decade counters. Design of Sequential circuits using simulation






- An up-counter counts events in increasing order
- A down-counter counts stuff in the decreasing order
- An up-down counter is a combination of an up-counter and a down-counter. It can count in both directions, increasing as well as decreasing.





CP	UP	Q	Q,	Q,	DOWN
0	0	0	0	0	2
1	ح.[]	0	0	1	$ \langle $
2	>	0	1	0	$ \langle $
3	>	0	1	1	$ \langle $
4	>	1	0	0	$ \langle $
5	1	1	0	1	$ \langle $
6	1	1	1	0	$ \langle $
7	((1	1	1	$\left(\mathcal{Q}\right)$








- An up-counter counts events in increasing order
- A down-counter counts stuff in the decreasing order
- An up-down counter is a combination of an up-counter and a down-counter. It can count in both directions, increasing as well as decreasing.









6/8








Step 4: K-map simplification for flip-flop inputs.















Step 5: Implement the counter.







Design of a Synchronous Mod-6 Counter using Clocked JK Flip-Flops

Step 1: Find number of flip-flops required to build the counter:

Flip-Flops required are $: 2^n \ge N$.

Here N = 6 : n = 3

i.e. three flip-flops are required.

Step 2: Write an excitation table for JK flip-flop.

Qn	Q _{n+1}	J	к
0	0	0	х
0	1	1	х
1	0	x	1
1	1	х	0

Step 3: Determine the transition table.

Pr	Present state Next state				Flip-flop inputs						
Q _A	QB	Qc	Q _{A+1}	Q _{B+1}	Q _{C+1}	JA	KA	J _B	Кв	Jc	Kc
0	0	0	0	0	1	0	×	0	x	1	×
0	0	1	0	1	0	0	x	1	x	x	1
0	1	0	0	1	1	0	x	x	0	1	×
0	1	1	1	0	0	1	×	×	1	x	1
1	0	0	1	0	1	x	0	0	x	1	×
1	0	1	0	0	0	×	1	0	x	x	1
1	1	0	x	x	х	х	х	х	x	x	x
1	1	1	x	x	x .	х	x	х	x	x	x



MoD Counter



NAND Gate Inputs	Counter				
°,	MOD-1 Counter				
o _B - □ →	MOD-2 Counter				
9 _A	MOD-3 Counter				
°□	MOD-4 Counter				
°. =	MOD-5 Counter				
о _в — —	MOD-6 Counter				
on the second se	MOD-7 Counter				

NAND gate inputs for MOD-n counter



ASSESSMENT - 1



Mux relates with us....

Question 1

Which combinational circuit is renowned for selecting a single input from multiple inputs & directing the binary information to output line?

- ▶ a) Data Selector
- ▶ b) Data distributor
- c) Both data selector and data distributor
- ▶ d) DeMultiplexer

Question 2

Which is the major functioning responsibility of the multiplexing combinational circuit?

- a) Decoding the binary information
- ▶ b) Generation of all minterms in an output function with OR-gate
- ▶ c) Generation of selected path between multiple sources and a single destination
- d) Encoding of binary information



References



- https://brilliant.org/wiki/de-morgans-laws/
- https://circuitglobe.com/demorgans-theorem.html
- https://www.electrical4u.com/