

SNS COLLEGE OF TECHNOLOGY

Coimbatore-35 An Autonomous Institution

Accredited by NBA – AICTE and Accredited by NAAC – UGC with 'A+' Grade Approved by AICTE, New Delhi & Affiliated to Anna University, Chennai

DEPARTMENT OF MECHATRONICS ENGINEERING

19MCT201 - DESIGN OF DIGITAL CIRCUITS II YEAR - III SEM

UNIT 5 – DIGITAL LOGIC FAMILIES AND PLD

TOPIC 3– RAM







RAM

Random Access Memory (RAM) is a volatile memory and loses all its data when the power is switched off. It is the main memory of the computer system that stores the data temporarily and allows the data to be accessed in any order.

- \checkmark Can be both read and written
- \checkmark Is volatile
- ✓ Can be used only as temporary storage
- \checkmark Two forms:
 - dynamic

data tend to decay even with power continuously applied

• static

data are held as long as power is supplied







The RAM family includes two important memory devices: static RAM (SRAM) and dynamic RAM (DRAM). The primary difference between them is the lifetime of the data they store.

- SRAM retains its contents as long as electrical power is applied to the chip. If 1) the power is turned off or lost temporarily, its contents will be lost forever.
- DRAM, on the other hand, has an extremely short data lifetime-typically about 2) four milliseconds. This is true even when power is applied constantly. DRAM controller is used to refresh the data before it expires, the contents of memory can be kept alive for as long as they are needed. So DRAM is as useful as SRAM after all.



Static RAM (SRAM)



► A SRAM cell:

Data stored as a combination of transistors' on-off ▶T1, T4 off, T2, T3 on: 1 ►T1, T4 on, T2, T3 off: 0

Data are held as long as power is supplied, no refresh is needed





DIGITAL LOGIC FAMILIES/DESIGN OF DIGITAL CIRCUITS/R.YASODHARAN/MCT/SNSCT





Dynamic RAM (DRAM)

Data stored as charge on capacitors

- ▶ presence: 1
- ►absence: 0
- ▶ threshold

Need charge refreshing to maintain data storage





DIGITAL LOGIC FAMILIES/DESIGN OF DIGITAL CIRCUITS/R.YASODHARAN/MCT/SNSCT



DRAM cell

- Refresh needed
- Smaller and simpler
- More dense
- Less expensive
- For main memory

DRAM vs. SRAM

Volatile, Read-Write



► No refresh

Faster

► For cache memory





ASSESSMENT - 1

Mux relates with us....

Question 1 Which combinational circuit is renowned for selecting a single Which is the major functioning responsibility of the input from multiple inputs & directing the binary information multiplexing combinational circuit? to output line? ▶ a) Data Selector a) Decoding the binary information ▶ b) Data distributor **b**) Generation of all minterms in an output function with OR-gate **c**) Both data selector and data distributor **c**) Generation of selected path between multiple sources and a single destination ▶ d) DeMultiplexer d) Encoding of binary information MULTIPLEXER/DESIGN OF DIGITAL CIRCUITS/R.YASODHARAN/MCT/SNSCT 6/16/2020



Question 2



References

- <u>https://brilliant.org/wiki/de-morgans-laws/</u>
- <u>https://circuitglobe.com/demorgans-theorem.html</u>
- https://www.electrical4u.com/ ullet

