



# Instruction Set in PIC16Cxx MC Family

- Complete set: 35 instructions.
- MC Architecture: RISC microcontroller.
- Instruction Types:
- 1. Data Processing Operations:
  - Copy data between registers.
  - Manipulate data in a single register.
  - Arithmetic operations.
  - Logic operations.

### 2. Program Sequence Control Operations:

- Unconditional Jump.
- Conditional Jump.
- Call.
- Control.





# Word list

- f any memory location in a microcontroller
- W work register
- b bit position in 'f' register
- d destination bit
- *label* group of eight characters which marks
- the beginning of a part of the program
- **TOS** top of stack
- [] option
- <> bit position inside register

Example:







### Transfer of data in a MC is done between W register and an 'f' register.

Mnemonic		Description	Operation	Fleg	Cycle	Notes
		Data transfer				
MOVLW	k	Move constant to VV	$\mathbf{k} \rightarrow \mathbf{W}$		1	
MOVWE	f	Move W to f	$W \rightarrow f$		1	
MOVF	f, d	Move f	$f \rightarrow d$	Z	1	1,2
CLRW	-	Clear W	$0 \rightarrow W$	Z	1	
CLRF	f	Clear f	$0 \rightarrow f$	Z	1	2
SWAPF	f,d	Swap nibbles in f	f(7:4), (3:0) → f(3:0),(7:4)		1	1,2

These instructions provide for:

- a constant being written in W register (MOVLW)
- data to be copied from W register onto RAM.
- data from RAM to be copied onto W register (or on the same RAM location, at which point only the status of Z flag changes).
- -Instruction CLRF writes constant 0 in 'f ' register,
- Instruction CLRW writes constant 0 in register W.
- SWAPF instruction exchanges places of the 4-bit nibbles field inside a register.





# **Arithmetic and logic**

PIC like most MCs supports only subtraction and addition.

Flags C, DC and Z are set depending on a result of addition or subtraction.

Logic unit performs AND, OR, EX-OR, complement (COMF) and rotation (RLF & RRF).

		Arritmetic and logic				
ADDLW	k	Add constant and W	$W+1 \rightarrow W$	C,DC,Z	1	
ADDWF	f, d	Add W and f	W+f→ d	C,DC,Z	1	1,2
SUBLW	k	Subtract W from constant	$W-k \rightarrow W$	C,DC,Z	1	
SUBWF	f, d	Subtract W from f	W-f→d	C,DC,Z	1	1,2
ANDLW	k	AND constant with W	W.AND.k→W	Z	1	
ANDWF	f, d	AND VV with f	W.AND.f→d	Z	1	1,2
IORLW	k	OR constant with W	$W.OR.k \rightarrow W$	Z	1	
IORWF	f, d	OR W with f	W.OR.f→d	Z	1	1,2
XORLW	k	Exclusive OR constant with W	W.XOR.k→ W	Z	1	1,2
XORWF	f, d	Exclusive OR W with f	W.XOR.f→d	Z	1	
INCF	f, d	Increment f	f+l → f	Z	1	1,2
DECF	f, d	Decrement f	f-l → f	Z	1	1,2
RLF	f, d	Rotate Left f trough carry		С	1	1,2
RRF	f, d	Rotate Right f trough carry		С	1	1,2
COMF	f, d	Complement f	$\mathbf{f} \rightarrow \mathbf{d}$	Z	1	1,2





### **Bit operations**

Instructions BCF and BSF do setting or cleaning of one bit anywhere in the memory. The CPU first reads the whole byte, changes one bit in it and then writes in the entire byte at the same place.

Bit operations

BCF	f, b	Bit Clear f	0 → f(b)	1	1,2
BSF	f, b	Bit Set f	$l \rightarrow f(b)$	1	1,2





# **Directing a program flow**

- Instructions GOTO, CALL and RETURN are executed the same way as on all other microcontrollers, only stack is independent of internal RAM and limited to eight levels.
- 'RETLW k' instruction is identical with RETURN instruction, except that before coming back from a subprogram a constant defined by instruction operand is written in W register.

BTFSC	f, b	Bit Test f, Skip if Clear	jump it ք(Ն)=0	1 (2)	3
BTFSS	f, b	Bit Test f, Skip if Set	jump it f(b)=1	1 (2)	3
DECFSZ	f, d	Decrement f, Skip if 0	f-l $\rightarrow$ d, jump if Z=l	1(2)	1,2,3
INCFSZ	f, d	Increment f, Skip if 0	f+l → d, jump ifZ=0	1(2)	1,2,3
GOTO	k	Go to address	$W.AND.k \rightarrow W$	2	
CALL	k	Call subroutine	W.AND.f→d	2	
RETURN	-	Return from Subroutine	$W.OR.k \rightarrow W$	2	
RETLW	k	Return with constant in W	W.OR.f→d	2	
RETFIE	-	Return from interrupt	$W.XOR.k \rightarrow W$	2	

### Directing a program flow

#### 2/24/2025

Other instructions	
register the contents of an addressed table member.	retlw kn
when returning norma subprogram we will have in w	

• Table can be formed as a subprogram which consists of
a series of 'RETLW k' instructions, where 'k' constants
are members of the table.
$\lambda \Lambda / \alpha$ white the prediction of a proposition of a problem of a problem $\lambda \Lambda / \alpha$

Look-up tables Design:

•We write the position of a member of our table in VV

register, and using CALL instruction to call a subprogram which creates the table.

• The instruction ADDWF PCL, f adds the position of a W register member to the starting address of our table, found in PCL register, and so we get the real data address in program memory.

•When returning from a subprogram we will have in W

found in program memory). Main

### This instruction 'RETLW k' enables us to design easily the Look-up tables (lists).

We use them by determining data position on our table adding it to the address at which the table begins, and then we read data from that location (which is usually

NOP	-	No Operation			1	
CLRWDT	-	Clear Watchdog Timer	0→WDT,HTO,1→PD	TO, PD	1	
SLEEP	-	Go into standby mode	0 → WDT, ŀ→TO,0 → PD	TO, PD	1	





molov 2

retlw k

retlw k1

retlw k2

Lookup

call Lookup

addwf PCL, f





## **Instruction Execution Period**

All instructions are executed in one cycle except for conditional branch instructions if condition was true, or if the contents of program counter was changed by some instruction. In that case, execution requires two instruction cycles, and the second cycle is executed as NOP (No Operation).

Four oscillator clocks make up one instruction cycle. If we are using an oscillator with 4MHz frequency, the normal time for executing an instruction is 1  $\mu$ s, and in case of conditional branching, execution period is 2  $\mu$ s.





return			C
	[ <i>label</i> ] MOVLW <b>k</b> 8-bit constant <b>k</b> is written in <b>W</b> register. $\mathbf{k} \Rightarrow (\mathbf{W})$ $0 \le \mathbf{k} \le 255$ - 1	Syntax: Description: Operation: Operand: Flag: Number of words: Number of cycles:	_
Number of cycles	1	Example 1 MOVW	/F OPTION_REG
Example 1 MOVL	W O×5A	Before instruction: After instruction:	OPTION_REG=0×20 W=0×40 OPTION_REG=0×40 W=0×40
After instruction:	W=O×5A	Example 2 MOVW	
Example 2 MOVL	W REGISTAR	Before instruction:	W=0×17 FSR=0×C2
	W=0×10 and REGISTAR=0×40 W=0×40	After instruction:	address contents 0×C2=0×00 W=0×17 FSR=0×C2 address contents 0×C2=0×17

Syntax: Description:	[ <i>label</i> ] MOVF <b>f</b> , <b>d</b> Contents of <b>f</b> register is stored in location determined by <b>d</b> operand. If <b>d=0</b> , destination is <b>W</b> register. If <b>d=1</b> , destination is <b>f</b> register itself. Option <b>d=1</b> is used for testing the contents of <b>f</b> register because execution of this instruction affects Z flag in STATUS register.
Operation: Operand:	
Flag: Number of words: Number of cycles:	Z 1
Example 1 MOVF	FSR, O
Before instruction:	FSR=0×C2 W=0×00
After instruction:	W=0×00 W=0×C2 Z=0
Example 2 MOVF	INDF, O
Before instruction:	W=0×17 FSR=0×C2 address contents 0×C2=0×00
After instruction:	W=0×17 FSR=0×C2 address contents 0×C2=0×00 Z=1



Syntax: Description	:	[ <i>label</i> ] MOVF <b>f</b> , <b>d</b> Contents of <b>f</b> register is stored in location determined by <b>d</b> operand. If <b>d=0</b> , destination is <b>W</b> register. If <b>d=1</b> , destination is <b>f</b> register itself. Option <b>d=1</b> is used for testing the contents of <b>f</b> register because execution of this instruction affects Z flag in STATUS register.	
Operation: Operand:		$ \begin{aligned} \mathbf{f} &\Rightarrow (\mathbf{d}) \\ 0 &\leq \mathbf{f} \leq 127 \\ \mathbf{d} \in [0, 1] \end{aligned} $	
Flag: Number of Number of (		-	
Example 1	MOVF	FSR, O	
Before instru	ction:	FSR=0×C2 W=0×00	
After instruct	tion:	W=0×00 W=0×C2 Z=0	
Example 2	MOVF	INDF, O	
Before instru	ction:	W=0×17 FSR=0×C2 address contents 0×C2=0×00	
After instruct	tion:	W=0×17 FSR=0×C2 address contents 0×C2=0×00 Z=1	
2/24/2025		19EEB303 -MCA DR.D.REVATHI,AP/EEE,SNSC	

ava.				
e Car	Syntax:	[/abe/] CLRW	Syntax:	[label] CRLF f
when	Description:	Contents of <b>W</b> register evens out to zero, and Z flag in STATUS register is set to one.	Description:	Contents of 'f' register evens out to zero, and Z flag in status register is set to one.
	Operation:	$0 \Rightarrow (\mathbf{W})$		_
	Operand:	-	Operation:	$0 \Rightarrow f$
	Flag:	Z	Operand:	0 ≤ <b>f</b> ≤ 127
	Number of words:	1	Flag:	Z
	Number of cycles:	1	Number of words:	1
			Number of cycles:	1
	Example CLRW			
			Example 1 CRLF	STATUS
	Before instruction:	W=0×55		
	After instruction:	W=0×00	Before instruction:	STATUS=0×C2
		Z=1	After instruction:	STATUS=0×00
		Z=1		Z=1
	Example 2 CLRF	INDF	Example 2 CLRF	INDF
	Before instruction:	FSR=0×C2	Before instruction:	FSR=0×C2
		address contents 0×C2=0×33		address contents 0×C2=0×33
	After instruction:	FSR=0×C2	After instruction:	FSR=0×C2
	inter instruction	address contents 0×C2=0×00		address contents 0×C2=0×00
		Z=1		Z=1

Enen





Syntax: Description:	[ <i>label</i> ] SWAPF <b>f</b> , <b>d</b> Upper and lower half of <b>f</b> register exchange places. If <b>d=0</b> , result is stored in <b>W</b> register. If <b>d=1</b> , result is stored in <b>f</b> register.
Operation: Operand:	$f < 0: 3 \Rightarrow d < 4: 7 >, f < 4: 7 \Rightarrow d < 0: 3 >;$ $0 \le f \le 127$ $d \in [0,1]$
Flag: Number of words: Number of cycles:	
Example 1 SWAP	REG, O
Before instruction: After instruction:	
Example 2 SWAP	REG, 1
Before instruction: After instruction:	



	-
	-
>	-)
INSTITU	TIUIIS

Syntax:	[/abe/] ADDLW <b>k</b>	Syntax:	[label] ADDWF f, d
Description:	Contents of <b>W</b> register is added to 8-bit	Description:	Add contents of register <b>W</b> to register <b>f</b> .
I	constant <b>k</b> and result is stored in <b>W</b> register.		If <b>d=0</b> , result is stored in <b>W</b> register.
A	-	Operation:	If $d=1$ , result is stored in f register. (W) + (f) $\Rightarrow$ d
•	$(W) + k \Rightarrow W$	operation.	$\mathbf{d} \in [0,1]$
Operand:	0 ≤ <b>k</b> ≤ 255	Operand:	$0 \le f \le 127$
Flaq:	C, DC, Z	Flaq:	C, DC, Z
Number of words:	• •	Number of words:	
		Number of cycles:	1
Number of cycles:	1		
		Example 1 ADDW	F FSR, O
Example 1 ADDLV	V O×15	Defens instantions	ML 09/17
·		Before instruction:	
Before instruction:	W=0∨10	After instruction:	FSR=0×C2 W=0×D9
		Arter Instruction.	FSR=0×C2
After instruction:	W=0×25		138-6862
		Example 2 ADDLV	V INDF. 1
Example 2 ADDLV	V REG		
		Before instruction:	W=0×17
в с			FSR=0×C0
Before instruction:	W=0×10		address contents 0×C2=0×20
	register contents REG=0×37	After instruction:	W=0×17
After instruction:	W=0×47		FSR=0×C2
			address contents 0×C2=0×37



and the second s	Nahadi cunum h		Puntau	Naball CUDME 6 d	
Syntax:	[ <i>label</i> ] SUBLW <b>k</b>	a la tara a tara di C	Syntax:	[ <i>label</i> ] SUBWF f, d	
Description:	Contents of W reaister is s k constant, and result is sto		Description:	Contents of <b>W</b> register is sub	tracted from
0	·	orea in writegister.		the contents of <b>f</b> register.	
Operation:	$\mathbf{k} - (\mathbf{W}) \Rightarrow \mathbf{W}$			If d=0, requit is stand in W.	
Operand:	0 ≤ <b>k</b> ≤ 255			If d=0, result is stored in W	-
Flag:	C, DC, Z			If d=1, result is stored in f re	egister.
Number of words:			Operation:	$(f) - (W) \Rightarrow d$	
Number of cycles:	1		Operand:	0 ≤ <b>f</b> ≤ 127	
Europele 1 CUDUM				$\mathbf{d} \in [0,1]$	
Example 1 SUBLV	V 0×03		Flag:	C, DC, Z	
Before instruction:	W=0×01, C=×, Z=×		Number of words:	1	
After instruction:	W=0×02, C=1, Z=0	Result > 0	Number of cycles:		
Arter instruction.	W-0×02, C-1, 2-0	Kesult > 0			
Before instruction:	W=0×03, C=×, Z=×		Example 1 SUBWI	F REG. 1	
After instruction:	W=0×00, C=1, Z=1	Result = 0		, _	
			Before instruction:	REG=3, W=2, C=×, Z=×	
Before instruction:	W=0×04, C=×, Z=×		After instruction:	REG=1, W=2, C=1, Z=0	Deputes 0
After instruction:	W=0×FF, C=0, Z=0	Result < 0	After instruction:	REG-1, W-2, C-1, Z-0	Result > 0
Example 2 SUBLV	V REG		Before instruction:	REG=2, W=2, C=X, Z=X	
			After instruction:	REG=0, W=2, C=1, Z=1	Result = 0
Before instruction:	W=0×10				
	contents REG=0×37		Before instruction:	REG=1, W=2, C=×, Z=×	
After instruction:	W=0×27		After instuction:	REG=0×FF, W=2, C=0, Z=0	Result < 0
	C=1	Result > 0			







Syntax:	[ <i>label</i> ] ANDLW <b>k</b>	Syntax:	[/abe/] ANDWF f, d
Description:	<ul> <li>Performs operation logic AN contents of W register and 0</li> </ul>		Performs operation of logic AND over the contents of <b>W</b> and <b>f</b> registers.
	Result is stored in W register		If $d=0$ , result is stored in $\tilde{W}$ register.
	$(W)$ .AND. $k \Rightarrow W$		If <b>d=1</b> , result is stored in <b>f</b> register. ( <b>W</b> ) .AND. <b>f</b> ⇒ <b>d</b>
Operand:	0 ≤ <b>k</b> ≤ 255	Operand:	
Flag: Number of words:	1	ri	$\mathbf{d} \in [0,1]$
Number of cycles:		Flag: Number of wor	ds: 1
		Number of cycl	
Example 1 ANDLV	N O×5F	Example 1 AN	IDWE ESP 1
Before instruction: After instruction:		(O×5F) (O×A3) Before instructio	n: W=0×17, FSR=0×C2 ; 0001 0111 (0×17) W=0×17, FSR=02 ; 1100 0010 (0×C2)
	; 0000 0011 (	(O×O3)	; 0000 0010 (0×02)
Example 2 ANDLV	W REG	Example 2 AN	IDWF FSR, O
Before instruction:	REG=0×37;00110111 (		n: W=0×17, FSR=0×C2 ; 0001 0111 (0×17) W=0×02, FSR=0×C2 ; 1100 0010 (0×C2)
After instruction:	W=0×23 ; 0010 0011 (	(0×23)	; 0000 0010 (0×02)





Syntax: Description:	[ <i>label</i> ] IORLW <b>k</b> Operation logic OR is performed over the contents of <b>W</b> register and over 8-bit constant <b>k</b> , and result is stored in <b>W</b> register.	the contents of W and f registers. If d=0, result is stored in W register If d=1, result is stored in f register.	
		Operation: $(W)$ .OR. $(f) \Rightarrow d$ Operand: $0 \le f \le 127$ $d \in [0,1]$ Flag:ZNumber of words:1Number of cycles:1	
<b>Example 1</b> IORLV Before instruction:	W=0×9A	<b>Example 1</b> IORWF REG, 0 Before instruction: REG=0×13, W=0×91	
After instruction:	Z=0	After instruction: REG=0×13, W=0×93 Z=0	
<b>Example 2</b> IORLV Before instruction:		Example 2 IORWF REG, 1	
After instruction:	w=0×9A contenst REG=0×37 W=0×9F Z=0	Before instruction: REG=0×13, W=0×91 After instruction: REG=0×93, W=0×91 Z=0	5.





Syntax: Description:	[ <i>label</i> ] XORLW <b>k</b> Operation exclusive OR (XOR) is done over the contents of <b>W</b> register and constant <b>k</b> , and result is stored in <b>W</b> register.		Syntax: Description:	[ <i>label</i> ] XORWF <b>f</b> , <b>d</b> Operation exclusive OR the contents of <b>W</b> and If <b>d=0</b> , result is stored If <b>d=1</b> , result is stored	f registers. I in <b>W</b> registe	er.	
Operation: Operand: Flag: Number of words: Number of cycles:	( <b>W</b> ) .XOR. <b>k</b> 0 ≤ <b>k</b> ≤ 255 Z 1	k ⇒ W				_	
Example 1 XORLV	V O×AF			Example 1 XORW	F REG,1		
Before instruction: After instruction:		; 1010 1111 ; 1011 0101			REG=O×AF, W=O×B5 ; REG=O×1A, W=O×B5 ;		· · · ·
		; 0001 1010	(0×1A)			0001 1010	(0×1A)
Example 2 XORLV	V REG			Example 2 XORW	F REG,O		
	REG=0×37	; 1010 1111 ; 0011 0111	(0×A3) (0×37)		REG=0×AF, W=0×B5; REG=0×AF, W=0×1A;		· · · ·
After instruction:	W=0×18 Z=0	; 0001 1000	(0×18)			0001 1010	(0×1A)





		4	
Syntax:	[label] INCF f, d	Syntax:	[label] DECF f, d
Description:	Increments fregister by one.	Description:	Decrements f register by one.
	If <b>d=0</b> , result is stored in <b>W</b> req		If <b>d=0</b> , result is stored in <b>W</b> reg
	If <b>d=1</b> , result is stored in <b>f</b> req		If <b>d=1</b> , result is stored in <b>f</b> reg
Operation:	$(\mathbf{f}) + 1 \Rightarrow \mathbf{d}$	Operation:	$(\mathbf{f}) - 1 \Rightarrow \mathbf{d}$
Operand:	0 ≤ <b>f</b> ≤ 127	Operand:	0 ≤ <b>f</b> ≤ 127
oporanai	$\mathbf{d} \in [0,1]$		<b>d</b> ∈ [0,1]
Flaq:	Z [0,1]	Flaq:	z
Number of words:	_	Number of words:	1
Number of cycles:		Number of cycles:	
Number of cycles.	1		-
Example 1 INCF	REG, 1	Example 1 DECF	REG, 1
Before instruction:	REG=0×FF	Before instruction:	REG=0×01 Z=0
	Z=0	After instruction:	2=0 REG=0×00
After instruction:	REG=O×OO Z=1	Arter instruction.	Z=1
	<u> </u>		
Example 2 INCF	REG, O	Example 2 DECF	REG, O
Before instruction:	REG=0×10	Before instruction:	REG=0×13
s store instruction	W=X	,	W=×
	Z=0		Z=0
After instruction:	REG=0×10	After instruction:	REG=0×13
	W=0×11		W=0×12
	Z=0		Z=0
	2-0		





Syntax:	[ <i>label</i> ] RLF f, d	Syntax:	[/əbe/] RRF f, d
Description:	Contents of <b>f</b> register is rotated by one	Description:	Contents of fregister is rotated by one
	space to the left through C flag.		space to the right through C If <b>d=0</b> , result is stored in <b>W</b> register.
	If <b>d=0</b> , result is stored in <b>W</b> register.		If <b>d=1</b> , result is stored in <b>f</b> register.
Oncustions	If $d=1$ , result is stored in f register.	Operation:	$(f < n >) \Rightarrow d < n - 1 >, f < 0 > \Rightarrow C, C \Rightarrow d < 7 >$
Operation:	$(f < n >) \Rightarrow d < n + 1 >, \ f < 7 > \Rightarrow C, \ C \Rightarrow d < 0 >;$	Operand:	$0 \le f \le 127$
Operand:	0 ≤ f ≤ 127 d = [0,1]	opordinar	$\mathbf{d} \in [0,1]$
Flag: Number of words: Number of cycles:		Flag: Number of words: Number of cycles:	C 1 C registar f
Example 1 RLF F	REG, 0	Example 1 RRF	REG, O
Before instruction:	REG=1110 0110 C=0	Before instruction:	REG=1110 0110 W=×
After instruction:	REG=1110 0110 W=1100 1100 C=1	After instruction:	C=0 REG=1110 0110 W=0111 0011 C=0
Example 2 RLF F	REG, 1	Example 2 RRF	REG, 1
Before instruction:	REG=1110 0110 C=0	Before instruction:	REG=1110 0110 C=0
After instruction:	REG=1100 1100 C=1	After instruction:	REG=0111 0011 C=0





Syntax:	[ <i>label</i> ] COMF <b>f</b> , <b>d</b>	Syntax:	[ <i>label</i> ] BCF f, b
Description:	Contents of <b>f</b> register is complemented	Description:	Reset bit <b>b</b> in <b>f</b> register.
	If <b>d=0</b> , result is stored in <b>W</b> register.		-
	If d=1, result is stored in f register.		0 ≤ <b>f</b> ≤ 127
Operation:	$\overline{(f)} \Rightarrow d$		0 ≤ <b>b</b> ≤ 7
Operand:	0 ≤ <b>f</b> ≤ 127	Flaq:	
	<b>d</b> ∈ [0,1]	Number of words:	1
Flag:	Z	Number of cycles:	
Number of words:			-
Number of cycles:	1	Example 1 BCF F	REG, 7
Example 1 COMF	REG, O	Before instruction:	REG=0×C7;11000111 (0×C7)
	550 outo - 0001 0011 (0v10)		REG=0×47; 0100 0111 (0×47)
•	REG=0×13 ; 0001 0011 (0×13)		REG-07477 0100 0111 (00011)
After Instruction:	REG=0×13 ; complement	Example 2 BCF I	NDE 3
	W=0×EC ; 1110 1100 (0×EC)		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
	, 1110 1100 (U~EC)	Before instruction:	₩-0×17
Example 2 COMF	INDE 1		FSR=0×C2
	11401, 1		address contents (FSR)=0×2F
Before instruction:	FSR=0×C2	After instruction:	W=0×17
	address contents (FSR)=0×AA		FSR=0×C2
After instruction:	FSR=0×C2		address contents (FSR)=0×27
	address contents (FSR)=0×55		αναισοριστικό (ΠΟΚ)-υΛΖΙ
	× /		





Syntax:	[/abe/] BSF f, b	Syntax:	[ <i>label</i> ] BTFSC f, b	100
Description:	Set bit <b>b</b> in <b>f</b> register.	Description	-	er equals zero, then we skip the next instruction.
Operation:	$1 \Rightarrow f < b >$			o, during execution of the current instruction,
Operand:	0 ≤ <b>f</b> ≤ 127			ext one is disabled, and NOP instruction executes
	$0 \le \mathbf{b} \le 7$	Operation		ng the current one a two-cycle instruction.
Flag:	-	Operation: Operand:	•	un n (I< <b>u</b> >)=0
Number of words:	1	operana.	0≤1≤127 0≤b≤7	
Number of cycles:	: 1	Flag:	-	
· ·		Number of s	words: 1	
Example 1 BSF	REG, 7		c <b>ycles:</b> 1 or 2 depe	ending on a <b>b</b> bit
		<b>F</b>		
	REG=0×07;00000111 (0×07) REG=0×17;10000111 (0×17)	Example		
After instruction:	REG=0×17;10000111 (0×17)	LAB_01	BTFSC REG.1	;Test bit no.1 in REG
Europeania O DOC		LAB_02		;Skip this line if =0
Example 2 BCF	INDF, 3	LAB_03		;Skip here if =1
Before instruction:	W=0×17	Before instru	ction program cour	nter was at address LAB_01.
	FSR=0×C2		ction, program cou	
	address contents (FSR)=0×20	After instruct	tion, if the first bit ir	n REG register was zero, program counter points to
After instruction:	W=0×17	address LAB_		5 71 5 1
	FSR=0×C2			
	address contents (FSR)=0×28	If the first bi	t in REG register wa	as one, program counter points to address LAB_02.





22			2		~ _
Syntax:	[ <i>label</i> ] BTFSS f, b		Syntax:	[/abe/] INCFSZ f, d 🧧 🧖	NST
Description	n:If bit <b>b</b> in <b>f</b> registe	r equals one, then skip over the next instruction.	Description	n: Contents of <b>f</b> register is incremented by one.	
	If bit <b>b</b> equals one	, during execution of the current instruction, the		If <b>d=0</b> , result is stored in <b>W</b> register.	
	next one is disable	d, and NOP instruction is executed instead, thus		If <b>d=1</b> , result is stored in <b>f</b> register.	
	making the curren	t one a two-cycle instruction.		If result =0, the next instruction is executed as NOP makin	g
Operation:	Skip next instructi	on if (f <b>)=1</b>		the current one a two-cycle instruction.	
Operand:	$0 \le \mathbf{f} \le 127$		Operation:	$(f) + 1 \Rightarrow d$	
	$0 \le \mathbf{b} \le 7$		Operand:	0 ≤ <b>f</b> ≤ 127	
Flag:	-			$\mathbf{d} \in [0,1]$	
Number of	words: 1		Flag:	-	
Number of	cycles: 1 or 2 dep	ending on a <b>b</b> bit	Number of		
			Number of	cycles: 1 or 2 depending on a result	
Example					
			Example		
LAB_01	BTFSS REG,1	;Test bit no.1 in REG			
LAB_02		;Skip this line if =1	LAB_01	INCESZ REG, 1 ; Increase the contents REG by one.	
LAB_03		;Skip here if =0	LAB_02	; Skip this line if =0	
			LAB_03	; Skip here if =0	
Before instri	uction, program cou	nter was at address LAB_01	The contract		
			The contents	s of program counter before instruction, PC=address LAB_01	
		n REG register was one, program counter points to	<b>T</b> he content	( PEO - Arm	
address LAB	)_03.			is of REG after executing an instruction REG=REG+1, if REG=	υ,
				unter points to label address LAB_03. Otherwise, pc	
If the first b	iit in REG register wa	as zero, program counter points to address LAB_02.	points to ad	ddress of the next instruction or to LAB_02.	





~		
syntax: Description:	[ <i>label</i> ] DECFSZ <b>f</b> , <b>d</b> Contents of <b>f</b> register is decr by one. If <b>d=0</b> , result is stored in <b>W</b> register. If <b>d=1</b> , result is stored in <b>f</b> register. If result = 0, next instruction is executed as NOP, thus making the current one, a two-cycle instruction.	Synta: Descri Opera Opera
Operation: Operand: Flag:	$(\mathbf{f}) - 1 \Rightarrow \mathbf{d}$ $0 \le \mathbf{f} \le 127$ $\mathbf{d} \in [0, 1]$	Flag: Numb Numb
Number of words:	- 1 1 or 2 depending on a result	Exam
Example		LAB_0
LAB_02	CNT, 1 ; Decr the contents REG by one ; Skip this line if = 0 ; Skip here if = 1	LAB_0
PC=address LAB_(	ram counter before instruction, )1 register after executing an instruction	Before After ir
CNT=CNT-1, if CN proqram counter poi Otherwise, program	-	

```
ax:
         [label] GOTO k
ription: Unconditional jump to address k.
ation: \mathbf{k} \Rightarrow \text{PC} < 10:0^{\circ}, (PCLATH<4:3>) \Rightarrow \text{PC} < 12:11>
and:
         0 ≤ k ≤ 2048
per of words: 1
ber of cycles: 2
nple
00
         GOTO LAB_01
                              ; Jump to LAB_01
)1
         . . . . . .
e instruction: PC=address LAB_00
                PC=address LAB_01
instruction:
```





Syntax: Description	[ <i>label</i> ] CALL <b>k</b> : Instruction calls a subprogram. First, return		
	address (PC+1) is stored on stack, then 11-bit direct operand <b>k</b> , which contains the subprogram address, is stored in program counter. (PC) + 1 $\Rightarrow$ Top Of Stack (TOS) <b>k</b> $\Rightarrow$ PC<10:0>, (PCLATH<4:3>) $\Rightarrow$ PC<12:11>	Syntax: Description:	[ <i>label</i> ] RETURN Contents from the top of a stack is stored in program counter.
Operand: Flag: Number of Number of Example		Operation: Operand: Flag: Number of wor Number of cycl	
LAB_01	CALL LAB_02 ; Call subrutine LAB_02 :	Example RE	TURN
LAB_02	:	Before instructio	n: PC=X TOS=X
Before instru After instruc	uction: PC=address LAB_01 TOS=× tion: PC=address LAB_02 TOS=LAB_01	After instruction:	





	[ <i>label</i> ] RETLW <b>k</b>	•
	8-bit constant <b>k</b> is stored in <b>W</b> register. Value off the top of a stack is stored in pc	<b>Syntax:</b> [ <i>label</i> ] RETFIE <b>Description:</b> Return from a subprogram. Value
Operation: Operand:	$(\mathbf{k})$ ⇒ W; TOS ⇒ PC 0 ≤ k ≤ 255	from TOS is stored in PC. Interrupts are enabled by setting a GIE bit.
Flag: Number of w	- vords: 1	<b>Operation:</b> TOS $\Rightarrow$ PC; 1 $\Rightarrow$ GIE <b>Operand:</b> -
Number of cycles: 2		Flag: - Number of words: 1
Example	RETLW 0×43	Number of cycles: 2
Before instruc		Example RETFIE
	PC=X TOS=X	Before instruction: PC=× GIE=0
After instructi	on: W=0×43 PC=TOS	After instruction: PC=TOS
	TOS=TOS-1	





Syntax: [/abe/] NOP Description: Does not execute any	Syntax: [/abe/] CLRWDT Description: Watchdoq timer is reset. Prescaler
operation or affect any flag.	of the Watchdog timer is also reset,
Operation: - Operand: -	and status bits TO and PD are set also.
Flag: -	<b>Operation:</b> $0 \Rightarrow WDT$
Number of words: 1 Number of cycles: 1	$0 \Rightarrow WDT \text{ prescaler}$ $1 \Rightarrow \overline{TO}$
Example NOP	$1 \Rightarrow \overline{PD}$ Operand: -
Before instruction: PC=×	Flag: TO, PD Number of words: 1
After instruction: $PC=\times$ +1	Number of cycles: 1
	Example CLRWDT
	Before instruction: WDT counter=×
	WDT prescaler=1: 128 After instruction: WDT counter=0×00 WDT prescaler counter=0 TO=1 PD=1 WDT prescaler=1: 128





O	
Syntax:	[label] SLEEP
Description:	Processor goes into low consumption mode. Oscis stopped. PD (Power Down) status bit is reset. TO bit is set. WDT (Watchdog) timer and its prescaler are reset.
Operation:	$0 \Rightarrow WDT$
	$0 \Rightarrow$ WDT prescaler
	1 ⇒ TO
	$0 \Rightarrow \overline{PD}$
Operand:	-
	TO, PD
-	
	—
	-
<b>Example</b> SLEEP	
Before instruction:	WDT counter=× WDT prescaler=×
After instruction:	WDT counter=0×00
	WDT prescaler=0
Number of words: Number of cycles: Example SLEEP Before instruction:	1 ⇒ TO 0 ⇒ PD - TO, PD 1 1 WDT counter=× WDT prescaler=×