



SNS COLLEGE OF TECHNOLOGY

(An Autonomous Institution)

Coimbatore-35



DEPARTMENT OF BIOMEDICAL ENGINEERING

**19BMB303 & Fundamentals of Microprocessors and
Microcontrollers**

UNIT II – 8255 INTERFACING
III Year/ VI Sem


Dr. K. Manoharan,
ASP / BME / SNSCT




8255 Interface



- The 8255 is a popular programmable peripheral interface chip developed by Intel.
- It's widely used in the design of microprocessor-based systems for interfacing various input and output devices.
- The 8255 is an 8-bit general purpose I/O (GPIO) chip.
- It consists of three 8-bit ports, labeled Port A, Port B, and Port C.





Control word with group definition



BSR Mode





Fig. 6.3 BSR Mode of 8255





- **Mode 0** – In this mode all the three ports (port A, B, C) can work as simple input function or simple output function. In this mode there is no interrupt handling capacity.
- **Mode 1** – Handshake I/O mode or strobbled I/O mode. In this mode either port A or port B can work as simple input port or simple output port, and port C bits are used for handshake signals before actual data transmission. It has interrupt handling capacity and input and output are latched.
- **Mode 2** – Bi-directional data bus mode. In this mode only port A works, and port B can work either in mode 0 or mode 1. 6 bits port C are used as handshake signals. It also has interrupt handling capacity.




Fig. 14.17 Interfacing of 8255 in I/O mapped I/O




Fig. 14.37 Block diagram





Fig. 14.38 Mode instruction format



Note: Search mode for synchronous characters in synchronous mode.

Fig. 4 Bit Configuration of Command




Fig. 14.46 Interfacing of 8251A with 8086 in I/O mapped I/O