

## **SNS COLLEGE OF TECHNOLOGY**



Coimbatore-35 An Autonomous Institution

Accredited by NBA – AICTE and Accredited by NAAC – UGC with 'A++' Grade (III Cycle)
Approved by AICTE, New Delhi & Affiliated to Anna University, Chennai

# **DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING**

## 19ECB302-VLSI DESIGN

III YEAR/ V SEMESTER

UNIT 1 -MOS TRANSISTOR PRINCIPLE

**TOPIC 7 - CV CHARACTERISTICS** 

30-07-2024

CV CHARACTERISTICS/19ECB302-VLSI DESIGN/Dr.V.S.Nishok/Assistant Professor/ECE/SNSCT



#### **MOS C-V CHARACTERISTICS**





The measured MOS capacitance (called gate capacitance) varies


with the applied gate voltage

- A very powerful diagnostic tool for identifying any deviations from the ideal in both oxide and semiconductor
- · Routinely monitored during MOS device fabrication

30-07-2024









#### CAPACITANCE OF MOS DEVICE IN ACCUMALATION



- The small signal capacitance is defined as  $C = \frac{dQ}{dV}$
- · First, consider a MOS device in accumulation
- · Under sufficiently high voltage, accumulation layer thickness is very small.
- The separation between the metal and semiconductor charge approaches the oxide thickness.
- Consequently the capacitance approaches the oxide capacitance,


$$C = C_{ox} = \varepsilon_{ox}/x_{ox}$$
: accumulation

30-07-2024



## CAPACITANCE OF MOS DEVICE IN ACCUMALATION





There are three types of capacitances are involved that are

- 1. Capacitance between gate electrode and substrate ( $C_{gb}$ ),
- 2. Capacitance between gate and drain terminals ( $C_{\rm gd}$ )
- 3. Capacitance between gate and source terminals  $(C_{gs})$

30-07-202

CV CHARACTERISTICS/19ECB302-VLSI DESIGN/Dr.V.S.Nishok/Assistant Professor/ECE/SNSCT



## CAPACITANCE OF MOS DEVICE IN DEPLETION



- At flat band voltage, V<sub>G</sub> = V<sub>FB</sub>, the accumulation layer disappears
  - and the capacitance decreases.
- As V<sub>G</sub> is increased beyond V<sub>FB</sub>, MOS is biased into depletion.
  - The semiconductor surface region is depleted and
  - the total capacitance is composed of the oxide capacitance and the depletion layer capacitance.

$$C = \left(\frac{1}{C_{ox}} + \frac{1}{C_{s}}\right)^{-1}$$

30-07-2024



## **CAPACITANCE OF MOS DEVICE IN INVERSION**



- Inversion layer charge responds to the measuring voltage.
- Since inversion layer is very thin in strong inversion,

$$C = C_{ox} = \frac{\varepsilon_{ox}}{x_{ox}}$$

30-07-2024

