

























POWER DISSIPATION FOR VARIOUS CMOS CIRCUITS



Chip	Intel 386	DEC Alpha 21064	Cell based ASIC
Minimum feature size	1.5µm	0.75µm	0.5µm
Number of gates	36,808	263,666	10,000
f _{CLK}	16MHz	200MHz	110MHz
V _{DD}	5V	3.3V	3V
P _{total}	1.41W	32w	0.8w
Logic gates	32%	14%	9%
Clock Distribution	9%	32%	30%
Interconnect	28%	14%	15%
I/O drivers	26%	37%	43%

7/30/2024

POWER DISSIPATION /19ECB302-VLSI DESIGN/Dr.V.S.Nishok/Assistant Professor/ECE/SNSCT

14/32



































