

(An Autonomous Institution) Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai Accredited by NAAC-UGC with 'A++' Grade (Cycle III) & Accredited by NBA (B.E - CSE, EEE, ECE, Mech&B.Tech.IT) COIMBATORE-641 035, TAMIL NADU



Topic 2.1 : Two port devices and Network parameters (Z,Y,H parameters)

Method of drawing small-signal Equivalent circuit * A transistor can be treated as a two port Network. * The terminal behaviour of any 2 port network can be specified by the terminal voltage V1 + V2 at port 1 + post 2 respectively 4 current's infie entering post 192 respectively as shown in Fig: 12 V2 V2 V2 V2 Output port Transistor Amplifier Post 1 Juput port * From 4 variables V1. V2 4 11, 12 2 can be relected as independent Variables 4 remaining 2 can be expressed interms of the independent Vanables. * The transistor can be analyzed using various 2 port parameters which of the following are more important. 1. z - parameter (or) Simpedance parameter 2. y - parameter (or) Admittance parameter 5. H - parameter (or) Hybrid parameter. H- parameter (or) Hybrid parameters: X. 2Mark * It The input current is 4 The output voltage V2 are taken as independent variables, the input voltage v. 4 oulput current is can be expressed as $V_1 = h_{11} i_1 + h_{12} V_2 - 0$ 12 = hai i 1 + haz V2 - 0 * The 4 h-parameters bu, biz, bir, hzz, are defined as $h_{11} = \left[\frac{V_1}{i_1}\right] \text{ with } V_2 = 0 \text{ is eqn } \bigcirc \rightarrow \text{ input impedance with}$ output port short circuited ..



(An Autonomous Institution) Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai Accredited by NAAC-UGC with 'A++' Grade (Cycle III) & Accredited by NBA (B.E - CSE, EEE, ECE, Mech&B.Tech.IT) COIMBATORE-641 035, TAMIL NADU



h22 = $\left[\frac{12}{V_2}\right]$ with $i_1 = 0$ in eqn (2) => output admittance with inputport short circuited. hiz = [Vi] with is=0 is eqn @ => Reverse voltage transfer gais with input port open circuited. with V2=0 in eqn @ => Forward current gain with h21 = output post short circuited. * The dimensions of h-parameters are hu=1 h22=mhos h214 h12 = dimension less * Alternate subscript notation recommended by IEEE is commonly used 0 = 22 = output _ 3 1= 11 = input ; f = 21 = Forward Transfer r = reverk Transfer - 4) * According to eqn 340 for Common Emitter Amplifier hu = hie : has = hoe _ 6 h12 = hre; h21 = bfe _ 6 V1 = hi 11 + hr V2 - 3 () => 12 = hfil+ ho V2 _ (3) we want to draw equivalent circuit 4 it verify (= (equation This * For KVL to input, KCL to output node. Using hi V2 Zho hti VI configurations H. pasameter 3 all The TON parameters CE CB CC Input variatance (h11) hie hib hic Reverse Vollage gain . hrb hre hre Forward Transfer current gain hte hic htb Dutput admittance hob hoc hoe



(An Autonomous Institution) Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai Accredited by NAAC-UGC with 'A++' Grade (Cycle III) & Accredited by NBA (B.E - CSE, EEE, ECE, Mech&B.Tech.IT) COIMBATORE-641 035, TAMIL NADU



() Z parameters or Impedance parameters
is, i.g. - independent variables

$$V_1, V_2 - \alpha v siven as$$

 $V_1 = Z_{11}$ is $+ Z_{12}$ i.g.
 $V_2 = \alpha v siven as$
 $V_1 = Z_{11}$ is $+ Z_{12}$ i.g.
 $V_3 = Z_{21}$ is $+ Z_{22}$ i.g.
Four impedance parameters, Z_1, Z_{22}, Z_{12} and Z_{21} are defined as
 $Z_{11} = \begin{bmatrix} V_1 \\ i_1 \end{bmatrix}$ with $i_2 = 0$
 $= input$ impedance with output part open circuited
 $Z_{22} = \begin{bmatrix} V_2 \\ i_2 \end{bmatrix}$ with $i_1 = 0$
 $= output$ impedance with input part open circuited
 $Z_{12} = \begin{bmatrix} V_1 \\ i_2 \end{bmatrix}$ with $i_1 = 0$
 $= reverse transfer impedance with part 1 open circuited
 $Z_{21} = \begin{bmatrix} V_2 \\ i_1 \end{bmatrix}$ with $i_2 = 0$
 $= Forward transfer impedance with part 2 open circuited
 $Z_{21} = \begin{bmatrix} V_2 \\ i_1 \end{bmatrix}$ with $i_2 = 0$
 $= Forward transfer impedance with part 2 open circuited
 $V_1, V_2 = -$ independent variables
 $V_1, V_2 = -$ independent variables
 $V_1, V_2 = -$ independent variables
 $U_1, U_2 = V_1 U_1 + U_2 U_2$
 $i_2 = Y_2 U_1 + Y_{12} U_2$
 $V_{11}, Y_{12}, Y_{21}, Y_{22} \rightarrow short irruit admittance parameters
 $V_1, Y_{12}, Y_{21}, Y_{22} \rightarrow short irruit admittance parameters$$$$$



(An Autonomous Institution) Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai Accredited by NAAC-UGC with 'A++' Grade (Cycle III) & Accredited by NBA (B.E - CSE, EEE, ECE, Mech&B.Tech.IT) COIMBATORE-641 035, TAMIL NADU



$$\begin{aligned} y_{11} &= \left[\frac{i_1}{v_1}\right] & \text{with } v_{2=0} \\ &= \text{ in put admittance with port2 short circuited} \\ y_{22} &= \left[\frac{i_2}{v_2}\right] & \text{with } v_{1=0} \\ &= \text{ output admittance with port 1 short circuited} \\ y_{12} &= \left[\frac{i_1}{v_2}\right] & \text{with } v_{1=0} \\ &= \text{ verence transfer admittance with port 1 short circuited} \\ y_{21} &= \left[\frac{i_2}{v_1}\right] & \text{with } v_{2=0} \end{aligned}$$

= Forward transfer admittance with port 2 should curvited