



SNS COLLEGE OF TECHNOLOGY

Coimbatore-35
An Autonomous Institution



Accredited by NBA – AICTE and Accredited by NAAC – UGC with 'A++' Grade
Approved by AICTE, New Delhi & Affiliated to Anna University, Chennai

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

23ECB221– DIGITAL ELECTRONICS

Decade Counter/ 23ECB221/ DIGITAL
ELECTRONICS/P.UMA
MAHESWARI/AP/ECE/SNSCT

II YEAR/ III SEMESTER

UNIT 3 – SEQUENTIAL CIRCUITS

TOPIC –Decade Counter



DECADE COUNTER




A decade counter is a binary counter that is designed to count to 1010 (decimal 10). An ordinary four-stage counter can be easily modified to a decade counter by adding a NAND gate as in the schematic to the right. ... The NAND gate outputs are connected to the CLR input of each of the FFs.



DE CADE COUNTER


State Diagram





Decade Counter Truth Table

Clock Count	Output bit Pattern				Decimal Value
	QD	QC	QB	QA	
1	0	0	0	0	0
2	0	0	0	1	1
3	0	0	1	0	2
4	0	0	1	1	3
5	0	1	0	0	4
6	0	1	0	1	5
7	0	1	1	0	6
8	0	1	1	1	7
9	1	0	0	0	8
10	1	0	0	1	9
11	Counter Resets its Outputs back to Zero				




Logical Diagram






Decade Counter Timing Diagram





Timing diagram





Design Synchronous Decade Counter Using T flip flop

Excitation table

Present State				Next State				Flip-flop Inputs			
Q_D	Q_C	Q_B	Q_A	Q_{D+1}	Q_{C+1}	Q_{B+1}	Q_{A+1}	T_D	T_C	T_B	T_A
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	1	0	0	1	0	0	0	1	1
0	0	1	0	0	0	1	1	0	0	0	1
0	0	1	1	0	1	0	0	0	1	1	1
0	1	0	0	0	1	0	1	0	0	0	1
0	1	0	1	0	1	1	0	0	0	1	1
0	1	1	0	0	1	1	1	0	0	0	1
0	1	1	1	1	0	0	0	1	1	1	1
1	0	0	0	1	0	0	1	0	0	0	1
1	0	0	1	0	0	0	0	1	0	0	1
1	0	1	0	X	X	X	X	X	X	X	X
1	0	1	1	X	X	X	X	X	X	X	X
1	1	0	0	X	X	X	X	X	X	X	X
1	1	0	1	X	X	X	X	X	X	X	X
1	1	1	0	X	X	X	X	X	X	X	X
1	1	1	1	X	X	X	X	X	X	X	X



Design Synchronous Decade Counter Using T flip flop

K-map simplification

For T_D

$Q_D Q_C \backslash Q_B Q_A$	00	01	11	10
00	0	0	0	0
01	0	0	1	0
11	X	X	X	X
10	0	1	X	X

$$T_D = Q_A Q_D + Q_A Q_B Q_C$$

For T_C

$Q_D Q_C \backslash Q_B Q_A$	00	01	11	10
00	0	0	1	0
01	0	0	1	0
11	X	X	X	X
10	0	0	X	X

$$T_C = Q_A Q_B$$

For T_B

$Q_D Q_C \backslash Q_B Q_A$	00	01	11	10
00	0	1	1	0
01	0	1	1	0
11	X	X	X	X
10	0	0	X	X

$$T_B = Q_A \bar{Q}_D$$

For T_A


$Q_D Q_C \backslash Q_B Q_A$	00	01	11	10
00	1	1	1	1
01	1	1	1	1
11	X	X	X	X
10	1	1	X	X

$$T_A = 1$$



Design Synchronous Decade Counter Using T flip flop

Logic Diagram





ASSESSMENTS



- 1.What is BCD Counter?
- 2.Design synchronous decade counter using T flip flop.
- 3.Difference between synchronous and Asynchronous counter .



THANK YOU