

SNS COLLEGE OF TECHNOLOGY

Coimbatore-35 An Autonomous Institution

Accredited by NBA - AICTE and Accredited by NAAC - UGC with 'A+' Grade Approved by AICTE, New Delhi & Affiliated to Anna University, Chennai

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

19ECB302–VLSI DESIGN

III YEAR/ V SEMESTER

UNIT 3 – SEQUENTIAL LOGIC CIRCUITS

TOPIC 7-LOW POWER MEMEORY CIRCUITS







OUTLINE


- MEMORY CLASSIFICATION & MEMORY ARRAYS
- ARRAY ARCHITECTURE
- RAM VS ROM
- DRAM VS SRAM
- 6T SRAM CELL
- SRAM SIZING
- CAMS-CAM IN CACHE MEMORY, 10T CAM Cell, CAM CELL OPERATION
- ACTIVITY
- ROM
- MOS NAND ROM
- ROM EXAMPLE
- NON-VOLATILE MEMORIES THE FLOATING-GATE TRANSISTOR (FAMOS)
- PERIPHERY
 - DECODERS
 - SENSE AMPLIFIERS
 - INPUT/OUTPUT BUFFERS
 - CONTROL / TIMING CIRCUITRY
- ASSESSMENT
- SUMMARY

10/17/2024





MEMORY ARRAYS







MEMORY CLASSIFICATION

Read-Wri	te Memory	Non-Volatile Read-Write Memory	Read-On
Random Access	Non-Random Access	EPROM E ² PROM	Mask-P
SRAM DRAM	FIFO LIFO Shift Register CAM	FLASH	Programm

LOW POWER MEMORY CIRCUITS/19ECB302-VLSI DESIGN/Dr.V.S.Nishok/Assistant Professor/ECE/SNSCT

10/17/2024






Programmed

mable (PROM)



ARRAY ARCHITECTURE

- 2ⁿ words of 2^m bits each
- If n >> m, fold by 2^k into fewer *rows* of more *columns*



- Good regularity easy to design
- Very high density if good cells are used

10/17/2024







RAM VS ROM

RAM

•Random write and read operation for any cell •Volatile data •Most of computer memory •DRAM •Low Cost •High Density •Medium Speed •SRAM •High Speed •Ease of use •Medium Cost

- Non-volatile Data
- Method of Data Writing
- Mask ROM
- PROM
 - Fuse ROM: Non-rewritable
 - EPROM:
 - means

10/17/2024



ROM

– Data written during chip fabrication


Erase data by UV rays – EEPROM: Erase and write through electrical

• Speed 2-3 times slower than RAM • Upper limit on write operations • Flash Memory – High density, Low Cost



DRAM VS SRAM

DRAM




10/17/2024

LOW POWER MEMORY CIRCUITS/19ECB302-VLSI DESIGN/Dr.V.S.Nishok/Assistant Professor/ECE/SNSCT



SRAM





bit


word



- Cell size accounts for most of array size
 - Reduce cell size at expense of complexity
- 6T SRAM Cell
 - Used in most commercial chips
 - Data stored in cross-coupled inverters
- Read:
 - Precharge bit, bit_b
 - Raise wordline
- Write: lacksquare
 - Drive data onto bit, bit_b
 - Raise wordline

10/17/2024








SRAM SIZING


- High bitlines must not overpower inverters • during reads



LOW POWER MEMORY CIRCUITS/19ECB302-VLSI DESIGN/Dr.V.S.Nishok/Assistant Professor/ECE/SNSCT

10/17/2024





read-


write –

LOW POWER MEMORY CIRCUITS/19ECB302-VLSI DESIGN/Dr.V.S.Nishok/Assistant Professor/ECE/SNSCT

Wired-NOR Match Line

Bit

Bit



data/key

→ match

adr

CAM





Bit

CAM

Word


Word



Bit




Static CAM Memory Cell





CAM IN CACHE MEMORY





10/17/2024








10T CAM Cell


Add four match transistors to 6T SRAM 56 x 43 l unit cell



10/17/2024

LOW POWER MEMORY CIRCUITS/19ECB302-VLSI DESIGN/Dr.V.S.Nishok/Assistant Professor/ECE/SNSCT








CAM CELL OPERATION

- Read and write like ordinary SRAM
- For matching:
 - Leave wordline low
 - Precharge matchlines
 - Place key on bitlines
 - Matchlines evaluate
- Miss line
 - Pseudo-nMOS NOR of match lines
 - Goes high if no words match








ROM

- •To store constants, control information and program instructions in digital systems.
- •To provide a fixed, specified binary output for every binary input.
- •simple combinational Boolean network, which produces a specified output value for each input combination, i.e. for each address.
- storing binary information at a particular address location can be achieved by the presence or absence of a data path from the selected row (word line) to the selected column (bit line), which is equivalent to the presence or absence of a device at that particular location.

DL

Fuse ROM




10/17/2024

LOW POWER MEMORY CIRCUITS/19ECB302-VLSI DESIGN/Dr.V.S.Nishok/Assistant Professor/ECE/SNSCT




EEPROM





NAND-based ROM Array



All word lines high by default with exception of selected row

10/17/2024

LOW POWER MEMORY CIRCUITS/19ECB302-VLSI DESIGN/Dr.V.S.Nishok/Assistant Professor/ECE/SNSCT




NOR-based ROM Array



TRUTH TABLES

NAND-based ROM Array

R1	R2	R3	R4	C1	C2	C3	C4
0	1	1	1	0	1	0	1
1	0	1	1	0	0	1	1
1	1	0	1	1	0	0	1
1	1	1	0	0	1	1	0



LOW POWER MEMORY CIRCUITS/19ECB302-VLSI DESIGN/Dr.V.S.Nishok/Assistant Professor/ECE/SNSCT




NOR-based ROM Array

R3	R4	C1	C2	C3	C4
0	0	0	1	0	1
0	0	0	0	1	1
1	0	1	0	0	1
0	1	0	1	1	0




ROM EXAMPLE

- 4-word x 6-bit ROM
 - Represented with dot diagram
 - Dots indicate 1's in ROM






- Word 0: **010101** Word 1: **011001** Word 2: **100101**
- Word 3: **101010**




NON-VOLATILE MEMORIES THE FLOATING-GATE TRANSISTOR (FAMOS)





S




Avalanche injection

Removing programming voltage leaves charge trapped

D

LOW POWER MEMORY CIRCUITS/19ECB302-VLSI DESIGN/Dr.V.S.Nishok/Assistant Professor/ECE/SNSCT









- •Decoders
- Sense Amplifiers
- Input/Output Buffers
- Control / Timing Circuitry

Row Decoders

•Collection of 2^M complex logic gates •Organized in regular and dense fashion

(N)AND Decoder

NOR Decoder

$$WL_{0} = \overline{A_{0} + A_{1} + A_{2} + A_{3} + A_{4} + A_{5} + A_{6} + A_{7} + A_{8} + A_{9}}$$
$$WL_{511} = \overline{A_{0} + A_{1} + A_{2} + A_{3} + A_{4} + A_{5} + A_{6} + A_{7} + A_{8} + A_{9}}$$

10/17/2024



8*A*9


^A8^A9



DECODERS

- n:2ⁿ decoder consists of 2ⁿ n-input AND gates
 - One needed for each row of memory
 - Build AND from NAND or NOR gates


Static CMOS



LOW POWER MEMORY CIRCUITS/19ECB302-VLSI DESIGN/Dr.V.S.Nishok/Assistant Professor/ECE/SNSCT





Pseudo-nMOS





DECODER LAYOUT & HIERARCHICAL DECODERS











SENSE AMPLIFIERS

- Bitlines have many cells attached
- •












DIFFERENTIAL SENSE AMPLIFIER



Directly applicable to SRAMs

LOW POWER MEMORY CIRCUITS/19ECB302-VLSI DESIGN/Dr.V.S.Nishok/Assistant Professor/ECE/SNSCT


10/17/2024





QUEUES

•Queues allow data to be read and written at different rates. •Read and write each use their own clock, data •Queue indicates whether it is full or empty •Build with SRAM and read/write counters (pointers)








PLAs

- A Programmable Logic Array performs any ulletfunction in sum-of-products form.
- Literals: inputs & complements
- Products / Minterms: AND of literals
- Outputs: OR of Minterms
- Example: Full Adder ullet

$$s = a\overline{b}\overline{c} + \overline{a}b\overline{c} + \overline{a}\overline{b}c + abc$$
$$c_{out} = ab + bc + ac$$







ASSESSMENTS

- 1. List out the memory classification
- 2. Compare ROM VS RAM
- 3. Differentiate DRAM VS SRAM
- Draw the 6T SRAM CELL 4.
- 5. Draw the Static CAM Memory Cell
- 6. Compare NAND-based & NOR based ROM Array
- Write short notes on SENSE AMPLIFIERS 7.
- 8. Draw the PLAs logic diagram.





SUMMARY& THANK YOU

10/17/2024

LOW POWER MEMORY CIRCUITS/19ECB302-VLSI DESIGN/Dr.V.S.Nishok/Assistant Professor/ECE/SNSCT

