



# SNS COLLEGE OF TECHNOLOGY

(An Autonomous Institution)

Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai

Accredited by NAAC-UGC with 'A++' Grade (Cycle III) &

Accredited by NBA (B.E - CSE, EEE, ECE, Mech&B.Tech.IT)

COIMBATORE-641 035, TAMIL NADU



## Topic 2.7 : FET Amplifiers-Small signal analysis of CS amplifier with fixed bias.

### JFET Amplifiers

\* It provides an excellent voltage gain ( $A_v$ ) with the added advantage of a high input impedance ( $Z_i$ ).

\* For this reason JFETs are often preferred over BJTs for certain types of applications.

\* There are 3 basic configurations

1. Common Source
2. Common Drain (source follower)
3. Common Gate

\* 2 Mark

\* The difference between BJT & JFET configurations:

BJT	JFET
It controls large output current ( $I_C$ ) by means of a relative small input current ( $I_B$ ).	It controls large output current ( $I_D$ ) by means of a small input voltage ( $V_g$ )

### Small Signal Analysis of JFET Amplifiers

\* The Drain to Source current of JFET is controlled by gate to source Voltage.

\* The change in the drain current due to change in gate to source voltage can be determined using the transconductance factor  $g_m$ .

$$g_m = \frac{\Delta I_d}{\Delta V_{gs}}$$

\* Another important parameter is drain resistance  $r_d$ .

$$r_d = \frac{\Delta V_{ds}}{\Delta I_d} \quad | \quad V_{gs} = \text{constant.}$$



# SNS COLLEGE OF TECHNOLOGY

(An Autonomous Institution)

Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai

Accredited by NAAC-UGC with 'A++' Grade (Cycle III) &

Accredited by NBA (B.E - CSE, EEE, ECE, Mech&B.Tech.IT)

COIMBATORE-641 035, TAMIL NADU



M. PARAMESVARAN

AC Equivalent Circuit :-





Fig: N-channel JFET - CS


- \* The relation of  $\frac{I_d}{V_{gs}}$  is included as current source  $gmV_{gs}$  connected from drain to source.
- \* The input impedance is represented by the open circuit at its input terminal, since  $I_{in}$  is zero.
- \* The Output impedance is represented by  $r_d$  from drain to source.

Approximate AC Equivalent circuit :-

- \* When the value of external drain resistance  $R_d$  is very small as compared to the value of output impedance represented by  $r_d$ , it's possible to replace  $r_d$  by open circuit.



## 1. Common Source Circuit Analysis



$\Rightarrow$  \* The input terminals are the Gate & Source, & the Output terminals are the Drain & the Source.

\* So the source terminal is common to both input & output, & the circuit configuration is known as common source.



# SNS COLLEGE OF TECHNOLOGY

(An Autonomous Institution)

Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai

Accredited by NAAC-UGC with 'A++' Grade (Cycle III) &

Accredited by NBA (B.E - CSE, EEE, ECE, Mech&B.Tech.IT)

COIMBATORE-641 035, TAMIL NADU




Fig: Voltage & current  
Waveforms

\* For positive-going input signal ( $v_s$ )  
There is a  $180^\circ$  phase shift between  
the input & the output.


\* An increase in  $v_s$  increasing the  $v_{gs}$   
Thus raising the level of  $I_D$  & increasing  
The voltage drop across  $R_D$ .

\* This produces a decrease in the  
level of  $v_D$ , which is capacitor  
coupled to the circuit output as a  
negative going ac output voltage ( $v_o$ )

\* Consequently, as  $v_s$  increases in  
a positive direction,  $v_o$  changes in  
negative direction.


\* Consequently, when  $v_s$  changes in  
negative direction, the resultant  
decrease in  $v_{gs}$  reduces  $I_D$  &  
produces a positive-going Output.

## 1. JFET with Fixed Bias - 2 Mark



\* The coupling capacitors  $C_1$  &  $C_2$   
which are used to isolate the d.c bias  
from the applied a.c signal and as  
short circuits for the ac analysis.

### Ac Equivalent Circuit:





# SNS COLLEGE OF TECHNOLOGY

(An Autonomous Institution)

Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai

Accredited by NAAC-UGC with 'A++' Grade (Cycle III) &

Accredited by NBA (B.E - CSE, EEE, ECE, Mech&B.Tech.IT)

COIMBATORE-641 035, TAMIL NADU



\* The circuit is drawn by replacing all capacitors & d.c. supply voltage with short circuits.

## 1. Input Impedance ( $Z_i$ )


$$Z_i = R_G$$

## 2. Output Impedance ( $Z_o$ )

\* It's the impedance measured looking from the output side with input voltage ( $V_i$ ) is equal to zero.

\* As  $V_i = 0$

$$V_{GS} = 0 \text{ & hence } g_m V_{GS} = 0$$



So the Output Impedance is

$$Z_o = R_D \parallel r_d$$

\* if  $r_d \gg R_D$  Then the output impedance is

$$Z_o \approx R_D$$

## 3. Voltage Gain (Av)

$$Av = \frac{V_{DS}}{V_{GS}} = \frac{V_o}{V_i}$$

$$V_o = -g_m V_{GS} (r_d \parallel R_D)$$

\* W.K.T  $V_i = V_{GS}$  Then

$$V_o = -g_m V_i (r_d \parallel R_D)$$

$$\text{So } Av = \frac{-g_m V_i (r_d \parallel R_D)}{V_i} = [-g_m (r_d \parallel R_D)]$$

\* if  $r_d \gg R_D$

$$Av \approx -g_m R_D$$

\* The negative sign indicate There is a phase shift by  $180^\circ$  between the input & output voltages.