


## SNS COLLEGE OF TECHNOLOGY

(An Autonomous Institution)
Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai
Accredited by NAAC-UGC with 'A++' Grade (Cycle III) &
Accredited by NBA (B.E - CSE, EEE, ECE, Mech&B.Tech.IT)



COIMBATORE-641 035, TAMIL NADU


**Topic 2.4 : Single stage amplifiers-Common Emitter amplifier** 





## SNS COLLEGE OF TECHNOLOGY

(An Autonomous Institution)





COIMBATORE-641 035, TAMIL NADU

#### 2. Input capacitor CI

- \* This capacitor couples the signal to The back of the transistor.
- # It blocks any de component present in the signal & passes only
- ac signals for amplification.
  - \* Because of this biasing conditions are maintained constant.

## 3. Emitter Bypan Capacitor CE

- \* CE is connected in parallel with The RE to provide a low resistance
- path to the amplified ac signal.
- \* It's not inserted, the amplified ac signal paning Through RE will cause a voltage drop across it.
- \* This will reduce The output voltage, reducing The gain of The amplifier.

## 4. Output Coupling Capacitor C.

- \* C2 Couples The output of the amplifier to the load Cor) to the heat stage of the amplifier.
  - \* It blocks do 4 passes only are part of the amplifier signal.

### 5. Phase Reversal

\* The phak octation ship between the isput 4 ocutput voltages can be determined by considering the effect of positive 4 negative half cycle separately.


# consider positive half cycle of isput signal:

- \* In which terminal 'A' is positive wor to 'B'.
- \* Due to this 2 voltages, ac 4 dc will be adding each other, Bak-Emitter junction. increased forward bias on the
  - \* This will increase The base current Ig.
- B times the IB is Ic = BIB hence The Ic will also \* The Ic is incream.
  - \* Their will increases The voltage drop across Rc.
  - Ve= Vec Icke, The intreak in Ic wellts in a obsep in Ve, as vee is constant.



## SNS COLLEGE OF TECHNOLOGY


(An Autonomous Institution)





COIMBATORE-641 035, TAMIL NADU

direction. Vo goes in a negative output vollage for positive half eycle of negative get The input half cycle



input signal: half eyde of consider negative

- negative terminal 'A'is \* In which
- \* Due to this 2 vollages The 4de will be opposing to each other, Bak-Emilter junction. decreased forward biase on The
  - the bak current IR. \* This will decreak
- vollage drop across Re decream, incream \* The Ic decreams 4 the The output voltage.
- \* Thus as we get positive hall eyele at the output for the negative half cycle of The isput.
- phone shift of 180° between there is a CE amplifier. for a voll-ages

