

SNS COLLEGE OF TECHNOLOGY



(An Autonomous Institution) COIMBATORE-35

Accredited by NBA-AICTE and Accredited by NAAC – UGC with A++ Grade Approved by AICTE, New Delhi & Affiliated to Anna University, Chennai

23EET202 / DIGITAL ELECTRONICS AND INTEGRATED CIRCUITS II YEAR / III SEMESTER UNIT-II: DESIGN OF COMBINATIONAL AND SEQUENTIAL CIRCUITS

FLIP FLOPS – JK,T

23EET202 / DEIC - Sequential logic circuits



TOPIC OUTLINE



JK Flip Flop T Flip Flop Triggering pulses Recap



23EET202 / DEIC - Sequential logic circuits

E E

JK FLIP FLOP



- The JK flip flop consist of two RS flip flop
- Two input signals, J set and K reset
- SR = 1, forbidden is over come with next change





JK Ch. Table and equation

	J	K	Q(n)	<i>Q</i> (<i>n</i> +1)	
-	0	0	0	0	Uald
	0	0	1	1	Ποια
	0	1	0	0	Deget
	0	1	1	0	Keset
	1	0	0	1	C = 4
	1	0	1	1	Set
	1	1	0	1	T 1
_	1	1	1	0	Toggle



circuits

4/12





Ch. Eqn: $Q^+ = TQ' + T'Q$

19EET204 / DESCE/TRSEN THENCKUS ACAR MASPLOEICE

circuits





MASTER SLAVE FLIP-FLOPS

A *master slave flip-flop* consists of two latches and an inverter. *Master-slave RS flip-flop*









TRIGGERING PULSES



Positive edge-triggered RS flip-flop timing diagram.

(The opposite is negative edge triggered)



23EET202 / DEIC - Sequential logic 19EET204 / DEIC / R.SENTHULIKUMAR / ASP / EEE



Positive Edge-Triggered Timing

A circuit that generates a positive edge-triggered timing signal can be constructed as follows:



19EET204 / DEFEETROEN DENCKUS SEGURATASPIOEICE

circuits



TRIGGERING PULSES



Positive edge-triggered JK flip-flop timing diagram



Edge / Level-Triggered Timing

Туре	When inputs are sampled	When outputs are valid	
Unclocked latch	Always	Propagation delay from input change	
Level-sensitive latch	Clock high	Propagation delay from input change	
Positive-edge latch	Clock low-to-high transition	Propagation delay from rising edge of clock	
Negative-edge latch	Clock high-to-low transition	Propagation delay from falling edge of clock	
Master/slave flip-flop	Clock high-to-low transition	Propagation delay from falling edge of clock	



SUMMARIZE





...THANK YOU

19EET204 / DETEE R2SEN IDELCKUStequentise lagee circuits