

Unit - III Processor & PipeliningProcessor -

The Processing Unit, executes Machine instructions and coordinates the activities of other units. This unit is often called the Instruction set Processor (ISP).

(a) the Processor. It performs the tasks of Fetching, Decoding & executing instructions of a program.

High Performance Processor. \rightarrow 2 types

- 1) \rightarrow Pipelined Organization \rightarrow Where the execution of one instruction is started before the execution of the preceding instruction is completed.
- 2) \rightarrow Superscalar Operation \rightarrow Several instructions are fetched & executed at the same time.

Fundamental Concepts -

To execute a program, the processor fetches one instruction at a time & performs the operations specified.

- * Inst. are fetched from successive memory locations.
- * Inst. Address using PC.
- * Processor keeps track of Not Inst. Address using PC.
- * IR. (Inst. Reg)

- To execute an inst., Processor has to perform the following 3 steps-
- 1) Fetch the contents of memory loc pointed by PC. The contents of location PC are inst. to be executed. They are loaded into IR. written as, $IR \leftarrow [PC]$
 - 2) Fetching memory is byte addressable, increment the contents of PC by 4. $PC \leftarrow [PC] + 4$
 - 3) Carry out the actions specified by instruction in IR.
- $\left\{ \begin{array}{l} \text{Step 1 \& 2} \rightarrow \text{Fetch Phase.} \\ \text{Step 3} \rightarrow \text{Execution phase.} \end{array} \right\}$




Fig 7.1 Single Bus

Instruction Decoder & Control Logic is responsible for implementing the actions specified by the instruction loaded in IR register. The Decoder generates the control signals needed to select the registers involved and direct the transfer of data. The Registers, ALU & interconnecting bus are collectively referred to as data path.

- An Inst. can be executed by performing one or more following operations. in some specified sequence.
- 1) Transfer a word of data from one processor register to another or to the ALU.
 - 2) Perform arithmetic + logic operation & store result in a memory location & load them into a processor Register.
 - 3) Fetch the contents of given memory location & load them into a processor Register.
 - 4) Store a word of Data from a processor Register into a given memory location.

Register Transfers




Fig 7.2 I/p & o/p gating for the Registers.

- Inst. execution involves a sequence of data transfer steps from 1 register to another.
- 2 ctrl signals are used to place the contents of register on bus.
- To load data on bus into Registers.
- * The i/p & o/p of register R_1 are connected to bus via switches controlled by signals R_{in} & R_{out} .
- * R_{in} is set to 1 \Rightarrow Data on bus loaded into R_1 .
- * R_{out} is set to 1 \Rightarrow contents of reg R_1 are placed on Bus.
- * R_{out} is 0 \Rightarrow Bus can be used for transferring data from other registers.

e.g. the transfer of contents of reg R_1 to R_4 , can be accomplished as follows.

- * Enable o/p of R_1 , R_{out} to 1 (This places the contents of R_1 on processor Bus)
- * Enable i/p of R_4 , R_{in} to 1 (This loads data from processor bus into register R_4)

All operations & data transfer within processor take place with time periods defined by the Processor clock.
Two or more clock signals may be needed to guarantee proper transfer of data, is known as multiphase clocking.




Fig 7.3 I/p & o/p gating for one Register Bit.

When $R_{in} = 1 \rightarrow$ multiplexer selects data on the bus
 $R_{in} = 0 \rightarrow$ multiplexer feeds back the value currently stored in the flip flop.

Performing Arithmetic on Logic Operation -

ALU \rightarrow Combinational circuit without internal storage.

Perform. operation on 2 i/p A & B.

\rightarrow 1 i/p is from mux.

\rightarrow Another i/p directly from Bus.

Result produced stored temporarily in register Z.

e.g. To add contents of R1 to R2 & store in R3.

i) $R1_{out}, Y_{in}$

ii) $R2_{out}, \text{Sel'd } Y, \text{ Add } Z_{in}$

iii) $Z_{out}, R3_{in}$

} only the corresponding signals will be active others will be inactive.

Fetching a word from memory -

To fetch a word, Processor need to specify addr of mem loc.

where the info. is stored a request Read operation.

\rightarrow The processor has required address to MAR, o/p connects to address lines of memory bus.

At the same time processor uses Ctrl lines to indicate Read operation is needed.

\rightarrow When required data are received from memory, they are stored in MDR.




Fig 7.4 Connection & Control signals for Register MDR.

where, $MDR_{in} \rightarrow MDR_{out} \rightarrow$ Ctrl connection to internal Bus.
 $MDR_{inE} \rightarrow MDR_{outE} \rightarrow$ Ctrl connection to External Bus.

The processor waits till Read operation completed. Ctrl signal called. Memory Function completed (MFC) is used.

MFC sets signal to 1, to indicate contents of the one read are available on data lines of memory Bus

Memory (R1), R2

- actions needed \Rightarrow
- 1) $\text{MAR} \leftarrow [\text{R1}]$
 - 2) start Read operation on memory Bus
 - 3) Wait for MFC response from memory.
 - 4) Load MDR from memory Bus.
 - 5) $\text{R2} \leftarrow [\text{MDR}]$.
- Each action completed in 1 clock cycle. Except ④, requires 1 or more clock cycles, depending the speed of addressed device.




Fig 7.5 Timing of a memory Read operation.

MR requires 3 steps.

- 1) R1out, MARin, Read.
- 2) MDR_{out}E, WMFC
- 3) MDR_{out}, R2in

{ WMFC \Rightarrow Wait for
arrival of MFC

Storing A word in memory -

- * Address loaded into MAR.
- * Data to be written are loaded to MDR.
- * Write command is issued.

e.g. move R₂(R₁). $\xrightarrow{\text{Action}}$ 1) R1out, MARin
2) R2out, MDRin, Write.
3) MDR_{out}E, WMFC.
