


## Pipelining

Pipelining is a particularly effective way of organizing


concurrent activity in a computer system.

In this, the execution of next instruction


(i.e.) the next instruction will be fetched while executing the current instruction.



sequential execution.



a) Hardware Organization.



b) Pipelined Execution.

It has 2 b/w (hardware) unit for fetching & executing instructions separately. Thus the fetched instruction ( $I_1$ ) is stored in Interstage buffer & it will be used for execution. So, the next instruction ( $I_2$ ) can be fetched during its execution.

In this manner, both the fetch & busy all the time. In instruction execution will be operation.


~~Fig 8.1~~  
2 stage Pipelining.

\* Interstage storage Buffer ( $B_1$ )  $\Rightarrow$  needed to hold the information being passed from one stage to the next.


\* New information is loaded into this buffer at the end of each clock cycle.

A Pipelined Processor may process each instruction in four steps, as follows.

- (F) Fetch - Read instruction from memory.
- (D) Decode - Decode instruction & fetch source operand(s).
- (E) Execute - Perform the operation specified in instruction.
- (W) Write - Store result in the destination location.



### a) Instruction Execution.



b) Hardware organization.


Fig 8.2  
4 stage pipeline.

## Role of cache memory -

Each stage in a pipeline is expected to complete its operation in one clock cycle. Hence, the clock period should be sufficiently long to complete the task being performed in any stage. If different units require different amounts of time, the clock period must allow the longest task to be completed. A unit that completes its task early is idle for the remainder of the clock period. Hence, Pipelining is most effective in improving performance of the tasks being performed in different stages, require about the same amount of time.

During fetch cycle, the access time for main memory will be greater compared to execution of other steps inside the processor. So, a cache is included to balance the fetch & processing steps to be more or less equal in duration.

## Pipeline Performance -



Execution operation taking more than one clock cycle.

Fig 8.3

In the Fig 8.3 the pipelined operation is said to have been stalled for two clock cycles.

Any condition that causes the pipeline to stall is called as hazard.

### 1) Data Hazard -

It is the condition in which either the source or the destination operands of an instruction are not available at the time expected in the Pipeline. As a result, some operation has to be delayed and the pipeline stalls.

### 2) Instruction Hazards / Control Hazards -

The pipeline may stall because of a delay in availability of an instruction. This may be a result of a miss in the cache, requiring the instruction to be fetched from the main memory. Such hazards are often called control hazards or instruction hazards.




Fig 8.4 Pipeline stall due to cache miss.

a) Instruction Execution clock cycles.

clock cycle.

stage.

	1	2	3	4	5	6	7	8	Time $\rightarrow$	9
F: Fetch	$F_1$	$F_2$	$F_2$	$F_2$	$F_2$	$F_3$				
D: Decode		$D_1$	idle	idle	idle	$D_2$	$D_3$			
E: Execute			$E_1$	idle	idle	idle	$E_2$	$E_3$		
W: Write				$W_1$	idle	idle	idle	$W_2$	$W_3$	

b) Function performed by each processor in successive clock cycles.

The idle periods of the processor units are called stalls. These are often referred to as bubbles in the pipeline.

Once created bubble as a result of delay in one of the pipeline stages, moves downstream until it reaches the last unit.

### 3) Structural Hazard -

This is the situation when 2 instructions require to use the same resource at the same time. The most common case for this hazard may arise in access to memory. Many processor use separate instruction and data caches to avoid this delay.

Load  $x(R_1), R_2$ .



clock cycle.  
Instruction.

I.  
 $I_2$  (Load)

$I_3$

$I_4$

$I_5$

$[F_1 | D_1 | E_1 | W_1]$

$[F_2 | D_2 | E_2 | M_2 | W_2]$

$[F_3 | D_3 | E_3 | - | W_3]$

$[F_4 | D_4 | - | E_4 | - - -]$

$[F_5 | D_5 | - - -]$

Time  $\rightarrow$