



SNS COLLEGE OF TECHNOLOGY
An Autonomous Institution
Coimbatore-35



Accredited by NBA – AICTE and Accredited by NAAC – UGC with 'A++' Grade
Approved by AICTE, New Delhi & Affiliated to Anna University, Chennai

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

23ECB201–DIGITAL SYSTEMS DESIGN

II YEAR/ III SEMESTER

UNIT 5–PROGRAMMABLE LOGIC DEVICES AND LOGIC FAMILIES

TOPIC - Implementation Of Combinational Logic Using

PROM,PLA,PAL



Implementation of combinational Logic Circuit using PAL



- Let us see the implementation of a combinational circuit using PAL with the help of examples.

Examples for Understanding

Ex. 9.4.1 Implement the following Boolean functions using PAL.

$$w(A, B, C, D) = \sum m(0, 2, 6, 7, 8, 9, 12, 13),$$

$$x(A, B, C, D) = \sum m(0, 2, 6, 7, 8, 9, 12, 13, 14)$$


$$y(A, B, C, D) = \sum m(2, 3, 8, 9, 10, 12, 13), z(A, B, C, D) = \sum m(1, 3, 4, 6, 9, 12, 14)$$



Implementation of combinational Logic Circuit using PAL



Step 1: Simplify the four functions



$$X = W + BCD'$$

Note that function x has four product terms. Three of them are equal to w. Therefore we can write



Implementation of combinational Logic Circuit using PAL



Step 2 : Implementation

In the last section we have seen the PLA program table. The program table for PAL is similar to PLA program table. Table 9.4.1 shows PAL program table with product terms, AND inputs and outputs.

Product term	AND Inputs					Outputs
	A	B	C	D	w	
1	0	0	-	0	-	$w = \bar{A} \bar{B} \bar{D} + \bar{A} B C + A \bar{C}$
2	0	1	1	-	-	
3	1	-	0	-	-	
4	-	-	-	-	1	$x = w + B C \bar{D}$
5	-	1	1	0	-	
6	-	-	-	-	-	
7	0	0	1	-	-	$y = \bar{A} \bar{B} C + \bar{B} C \bar{D} + A \bar{C}$
8	-	0	1	0	-	
9	1	-	0	-	-	
10	0	0	-	1	-	$z = \bar{A} \bar{B} D + \bar{B} \bar{C} D + B \bar{D}$
11	-	0	0	1	-	
12	-	1	-	0	-	

Table 9.4.1 PAL program table



Implementation of combinational Logic Circuit Using PAL




Fig. 9.4.3 Logic diagram



Implementation of combinational Logic Circuit using PAL



Design BCD to Excess-3 converter using PAL.

Step 1 : Derive the truth table of BCD to Excess-3 converter

Decimal	BCD code				Excess-3 code			
	B ₃	B ₂	B ₁	B ₀	E ₃	E ₂	E ₁	E ₀
0	0	0	0	0	0	0	1	1
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	0	1
3	0	0	1	1	0	1	1	0
4	0	1	0	0	0	1	1	1
5	0	1	0	1	1	0	0	0
6	0	1	1	0	1	0	0	1
7	0	1	1	1	1	0	1	0
8	1	0	0	0	1	0	1	1
9	1	0	0	1	1	1	0	0

Table 9.4.2 Truth table for BCD to Excess-3 code converter



Implementation of combinational Logic Circuit using PAL



Simplify the Boolean functions for Excess-3 code outputs.




Fig. 9.4.4 K-map simplification



Implementation of combinational Logic Circuit using PAL



Step 3 : Implementation

Product terms	Inputs				Outputs			
	B_3	B_2	B_1	B_0	E_3	E_2	E_1	E_0
B_3	1	-	-	-	1	-	-	-
$B_2 B_0$	-	1	-	1	1	-	-	-
$B_2 B_1$	-	1	1	-	1	-	-	-
$B_2 \bar{B}_1 \bar{B}_0$	-	1	0	0	-	1	-	-
$\bar{B}_2 B_0$	-	0	-	1	-	1	-	-
$\bar{B}_2 B_1$	-	0	1	-	-	1	-	-
$\bar{B}_1 \bar{B}_0$	-	-	0	0	-	-	1	1
$B_1 B_0$	-	-	1	1	-	-	1	-
$B_1 \bar{B}_0$	-	-	1	0	-	-	-	1
					T	T	T	T
								T/C

Table 9.4.3 PAL program table



Implementation of combinational Logic Circuit using PAL




Fig. 9.4.5 Logic diagram



Implementation of combinational Logic Circuit using PLA



Step 1: Truth Table

Table 1: BCD to Excess-3 Code Conversion

INPUT (BCD CODE)				OUTPUT (EXCESS-3 CODE)			
B ₃	B ₂	B ₁	B ₀	E ₃	E ₂	E ₁	E ₀
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0
1	0	1	0	X	X	X	X



Implementation of combinational Logic Circuit using PLA



1	0	1	1	X	X	X	X
1	1	0	0	X	X	X	X
1	1	0	1	X	X	X	X
1	1	1	0	X	X	X	X
1	1	1	1	X	X	X	X



Implementation of combinational Logic Circuit using PLA



Step 2: K-Map

$E3 = B3 + B2(B1 + B0)$

B3B2 \ B1B0	00	01	11	10
00	0	0	X	1
01	0	1	X	1
11	0	1	X	X
10	0	1	X	X

$E2 = \bar{B}2(B1 + B0) + B2\bar{B}1\bar{B}0$

B3B2 \ B1B0	00	01	11	10
00	0	1	X	0
01	1	0	X	1
11	1	0	X	X
10	1	0	X	X

$E1 = B1B0 + \bar{B}1\bar{B}0$

B3B2 \ B1B0	00	01	11	10
00	1	1	X	1
01	0	0	X	0
11	1	1	X	X
10	0	0	X	X

$E0 = \bar{B}0$

B3B2 \ B1B0	00	01	11	10
00	1	1	X	1
01	0	0	X	0
11	0	0	X	X
10	1	1	X	X



Implementation of combinational Logic Circuit using PLA



$$E3 = B3 + B2B0 + B2B1$$

|||

(1) (2) (3)

$$E2 = B2B1 + B2B0 + B2B1B0$$

|||

(4) (5) (6)

$$E1 = B1B0 + B1B0$$

||

(7) (8)

$$E0 = B0$$

|

(9)



Implementation of combinational Logic Circuit using PLA



Step 3: Prepare the PLA program table

Table 2: PLA programming table

Product term No.	Product term	I/P				O/P			
		B3	B2	B1	B0	E3	E2	E1	E0
1	B3	1	-	-	-	1	-	-	-
2	B2B0	-	1	-	1	1	-	-	-
3	B2B1	-	1	1	-	1	-	-	-
4	$\overline{B2}B1$	-	0	1	-	-	1	-	-
5	$\overline{B2}B0$	-	0	-	1	-	1	-	-
6	$\overline{B2}\overline{B1}B0$	-	1	0	0	-	1	-	-



Implementation of combinational Logic Circuit using PLA



7	$\overline{B1B0}$	-	-	0	0	-	-	1	-
8	$B1B0$	-	-	1	1	-	-	1	-
9	$\overline{B0}$	-	-	-	0	-	-	-	1



Implementation of combinational Logic Circuit using PLA



Step 4: Implementation of the PLA circuit

The logic circuit for BCD to Excess-3 converter using a PLA device




Fig 3: PLA logic circuit for BCD to Excess-3 Converter



Implementation of combinational Logic Circuit using PROM



Design a combinational circuit using PROM to convert gray code into binary code.

STEP 1: Truth Table for Grey to

GRAY INPUT			BINARY OUTPUT (Y)		
G2	G1	G0	B2	B1	B0
0	0	0	0	0	0
0	0	1	0	0	1
0	1	1	0	1	0
0	1	0	0	1	1
1	1	0	1	0	0
1	1	1	1	0	1
1	0	1	1	1	0
1	0	0	1	1	1



Implementation of combinational Logic Circuit using PROM



STEP2 : Simplification by using K map

G2	G1 G0	00	01	11	10
0		0	0	0	0
1		1	1	1	1

$B_2 = G_2$ -----(1)

G2	G1 G0	00	01	11	10
0		0	0	1	1
1		1	1	0	0

$B_1 = G_2 \bar{G}_1 + \bar{G}_2 G_1$ -----(2)

G2	G1 G0	00	01	11	10
0		0	1	0	1
1		1	0	1	0

$B_0 = \bar{G}_2 \bar{G}_1 G_0 + \bar{G}_2 G_1 \bar{G}_0$ -----(3)

18-Apr-19

Syed Hasan Saeed, Integral University,
Lucknow

8



Implementation of combinational Logic Circuit using PROM



STEP 3:

No. of inputs 3

No. of address lines (locations) = $2^3 = 8$

Each location can store 4 bit words

No. of outputs = 4 (B_3 B_2 B_1 B_0)

ROM Programming Table: (with the help of Eq. 1, 2 and 3)

ROM Programming Table: (with the help of Eq. 1, 2 and 3)

Location No.	Inputs			Outputs			
	G_2	G_1	G_0	B_3	B_2	B_1	B_0
0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	1
2	0	1	0	0	0	1	1
3	0	1	1	0	0	1	0
4	1	0	0	0	1	1	1
5	1	0	1	0	1	1	0
6	1	1	0	0	1	0	0
7	1	1	1	0	1	0	1



Implementation of combinational Logic Circuit using PROM




FIG 3: LOGIC DIAGRAM

18-Apr-19

Syed Hasan Saeed, Integral University, Lucknow

10



THANK YOU