

## SNS COLLEGE OF TECHNOLOGY

( An Autonomous Institution) Coimbatore-35



### DEPARTMENT OF BIOMEDICAL ENGINEERING

### 19BMB303 & Fundamentals of Microprocessors and Microcontrollers

## **UNIT I - INTRODUCTION TO MICROPROCESSORS**

III Year/ VI Sem

Dr. K. Manoharan, ASP / BME / SNSCT



# **INTRODUCTION TO MICROPROCESSORS**





- ✓ 8085 Architecture
- $\checkmark$  Instruction set
- ✓ Addressing modes
- ✓ Interrupts, Timing diagrams
- ✓ Memory and I/O interfacing
- ✓ 8086 Architecture
- $\checkmark$  Instruction set
- ✓ Programming
- ✓ Minimum and Maximum mode configurations







## 8086 Architecture









- 8086's 1-megabyte memory is divided into segments of up to 64K bytes each.
- The 8086 can directly address four segments (256 K bytes within the 1 M byte of memory) at a particular time.
- Programs obtain access to code and data in the segments by changing the segment register content to point to the desired segments.



### Bus Interface Unit (BIU)

7



Segment Registers

15

15

IP

CS

DS

SS

0

87

AL

BL

CL

DL

SP

BP

DI

SI

Flag Register

EU

0

0

15

AX

ΒX

СХ

DX

15

AH

BH


CH


DH


#### **Code Segment Register**


- 📕 16-bit
- CS contains the base or start of the current code segment; IP contains the distance or offset from this address to the next instruction byte to be fetched.
- BIU computes the 20-bit physical address by logically shifting the contents of CS 4-bits to the left and then adding the 16-bit contents of IP.
- That is, all instructions of a program are relative to the contents of the CS register multiplied by 16 and then offset is added provided by the IP.















BIU


EU
















**Execution Unit (EU)** 



15

BX

СХ

DX

15

87

BL

CL

DL

SP

BP

DI

SI

Flag Register

EU

AX AH AL

BH

СН

DH

0

0

15

15

IP

CS

DS

SS

0


0


EU Registers


### Stack Pointer (SP) and Base Pointer (BP)


- **SP** and **BP** are used to access data in the stack segment.
- SP is used as an offset from the current SS during execution of instructions that involve the stack segment in the external memory.
- SP contents are automatically updated (incremented/ decremented) due to execution of a POP or PUSH instruction.
- BP contains an offset address in the current SS, which is used by instructions utilizing the based addressing mode.











SI.No.	Туре	<b>Register width</b>	Name of register
1	General purpose register	16 bit	AX, BX, CX, DX
		8 bit	AL, AH, BL, BH, CL, CH, DL, DH
2	Pointer register	16 bit	SP, BP
3	Index register	16 bit	SI, DI
4	Instruction Pointer	16 bit	IP
5	Segment register	16 bit	CS, DS, SS, ES
6	Flag (PSW)	16 bit	Flag register

## 8086 registers

tions



Register	Name of the Register	Special Function	
АХ	16-bit Accumulator	Stores the 16-bit results of arithmetic and logic operations	
AL	8-bit Accumulator	Stores the 8-bit results of arithmetic and logic operations	
ВХ	Base register	Used to hold base value in base addressing mode to access memory data	
СХ	Count Register	Used to hold the count value in SHIFT, ROTATE and LOOP instructions	
DX	Data Register	Used to hold data for multiplication and division operations	
SP	Stack Pointer	Used to hold the offset address of top stack memory	
BP	Base Pointer	Used to hold the base value in base addressing using SS register to access data from stack memory	
SI	Source Index	Used to hold index value of source operand (data) for string instructions	
DI	Data Index	Used to hold the index value of destination operand (data) for string operations	