



SNS COLLEGE OF TECHNOLOGY

(An Autonomous Institution)

Coimbatore-35



DEPARTMENT OF BIOMEDICAL ENGINEERING

**19BMB303 & Fundamentals of Microprocessors and
Microcontrollers**

UNIT II – 8259 INTERFACING
III Year/ VI Sem

Dr. K. Manoharan,
ASP / BME / SNSCT



8259



- 8259 is Programmable Interrupt Controller (PIC)
- It is a tool for managing the interrupt requests.
- 8259 is a very flexible peripheral controller chip:
 - PIC can deal with up to 64 interrupt inputs
 - interrupts can be masked
 - various priority schemes can also programmed.
- originally (in PC XT) it is available as a separate IC
- Later the functionality of (*two PICs*) is in the motherboards chipset.
- In some of the modern processors, the functionality of the *PIC* is built in.



Pin description



- 8-bit bi-directional data bus, one address line is needed, PIC has two control registers to be programmed, you can think of them as two output ports or two memory location.
- The direction of data flow is controlled by RD and WR.
- CS is as usual connected to the output of the address decoder.
- Interrupt requests are output on INT which is connected to the INTR of the processor. Int. acknowledgment is received by INTA.
- IR0-IR7 allow 8 separate interrupt requests to be inputted to the PIC.
- sp/en=1 for master , sp/en=0 for slave.
- CAS0-3 inputs/outputs are used when more than one PIC to cascaded.







FIGURE 9-5 Interfacing the PIC to the 386 and 486 processors. Two I/O ports are required.








FIGURE 9-7 All interrupt requests must pass through the PIC's interrupt request register (IRR) and interrupt mask register (IMR). If put in service, the appropriate bit of the in-service (IS) register is set.







Initialization Command Word 1

