Subject Details
Dept     : ECE
Sem      : 5
Regul    : 2019
Faculty : Dr.V.S.Nishok
phone  : 6381009983
E-mail  : nishok.vs.ece@snsct.org
381
Page views
38
Files
18
Videos
15
R.Links

Icon
Lecture Notes

UNIT 1:
pdf
download    open file
n-well process
pdf
download    open file
CMOS fabrication – p-well process
pdf
download    open file
twin-tub process
pdf
download    open file
MOS transistor theory-IV characteristics
pdf
download    open file
CV characteristics
pdf
download    open file
Non-ideal IV effects
pdf
download    open file
DC characteristics
pdf
download    open file
Stick diagram
pdf
download    open file
Layout diagrams
UNIT 2:
pdf
download    open file
Examples of Combinational Logic Design
pdf
download    open file
Pass transistor Logic, Transmission gates
pdf
download    open file
Pseudo NMOS logic, Domino Logic
pdf
download    open file
Static and dynamic CMOS design
pdf
download    open file
Power dissipation
pdf
download    open file
Low power design principles
UNIT 3:
pdf
download    open file
Static and Dynamic Latches and Registers
pdf
download    open file
Timing issues
pdf
download    open file
Pipelines
pdf
download    open file
Clock strategies
pdf
download    open file
Low power memory circuits
pdf
download    open file
Synchronous design and Asynchronous
UNIT 4:
pdf
download    open file
Manufacturing test principles
pdf
download    open file
VLSI testing -need for testing
pdf
download    open file
Design strategies for test
pdf
download    open file
BIST
pdf
download    open file
Chip level and system level test techniques
UNIT 5:
pdf
download    open file
Basic concepts- identifiers
pdf
download    open file
gate primitives, gate delays
pdf
download    open file
operators, timing controls
pdf
download    open file
procedural assignments conditional statements
pdf
download    open file
Design hierarchies, Behavioral and RTL modeling
pdf
download    open file
Test benches, Examples